

Customer No.: 31561  
Application No.: 10/711,509  
Docket No.: 12405-US-PA-0P

AMENDMENT

Please amend the application as indicated hereafter.

In the Claims :

1. (original) A manufacturing method of a thin film transistor (TFT), comprising:
  - forming a gate over a substrate;
  - forming an inter-gate dielectric layer over the substrate covering the gate;
  - forming a channel layer over a portion of the inter-gate dielectric layer at least over the gate, wherein the channel layer comprises a lightly doped amorphous silicon layer; and
  - forming source/drain regions over the channel layer, wherein the source/drain regions are separated by a distance.
2. (original) The manufacturing method of claim 1, wherein the channel layer comprises an N-type lightly doped amorphous silicon layer.
3. (original) The manufacturing method of claim 1, wherein the channel layer comprises a P-type lightly doped amorphous silicon layer.
4. (original) The manufacturing method of claim 1, wherein the channel layer is doped with phosphorous atoms, and a concentration of phosphorous atoms is in a range of about 1E17 atom/cm<sup>3</sup> to about 1E18 atom/cm<sup>3</sup>.

Customer No.: 31561  
Application No.: 10/711,509  
Docket No.: 12405-US-PA-0P

5. (original) The manufacturing method of claim 1, wherein the channel layer is doped with boron atoms, and a concentration of boron atoms is in a range of about 1E16 atom/cm<sup>3</sup> to about 5E17 atom/cm<sup>3</sup>.

6. (original) The manufacturing method of claim 1, wherein the step of forming the channel layer comprises performing a chemical vapor deposition (CVD) process using a reaction gas mixture comprising silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and phosphine (PH<sub>3</sub>), wherein an effective content ratio of the phosphine (PH<sub>3</sub>) is in a range of about 2.8E-7 to about 8E-6, and wherein the effective content ratio of the phosphine (PH<sub>3</sub>) is equal to the ratio of the content of phosphine (PH<sub>3</sub>) to the total content of silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and phosphine (PH<sub>3</sub>).

7. (original) The manufacturing method of claim 1, wherein the step of forming the channel layer comprises performing a chemical vapor deposition (CVD) process using a reaction gas mixture comprising silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and boroethane (B<sub>2</sub>H<sub>6</sub>), wherein an effective content ratio of the boroethane (B<sub>2</sub>H<sub>6</sub>) is in a range of about 5E-7 to about 1E-5, and wherein the effective content ratio of the boroethane (B<sub>2</sub>H<sub>6</sub>) is equal to the ratio of the content of boroethane (B<sub>2</sub>H<sub>6</sub>) to the total content of silane (SiH<sub>4</sub>), hydrogen (H<sub>2</sub>) and boroethane (B<sub>2</sub>H<sub>6</sub>).

8. (original) The manufacturing method of claim 1, wherein the step of forming the channel layer comprises:

forming a first lightly doped sub-amorphous silicon layer over the portion of the inter-gate dielectric layer at a first deposition rate; and

Customer No.: 31561  
Application No.: 10/711,509  
Docket No.:12405-US-PA-0P

forming a second lightly doped sub-amorphous silicon layer over the first lightly doped sub-amorphous silicon layer at a second deposition rate, wherein the first deposition rate is lower than the second deposition rate.

9. (original) The manufacturing method of claim 1, further comprising a step of forming an ohmic contact layer over the channel layer between the step of forming the channel layer and the step of forming the source/drain regions.

10.(original) The manufacturing method of claim 1, further comprising a step of forming a protection layer over the substrate after the step of forming the source/drain regions covering the source/drain regions, the channel layer and the inter-gate dielectric layer.

11.-18. (canceled)